

ROGUE ONE 15"/17" Schematics

WhiskyLake - U/2GB VRAM

2018-07-12

REV : A00

DY : None Installed
UMA: UMA only installed
OPS: DISCRTE OPTIMUS installed

RO15/17 UMA/DIS 2IN1



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A3

Document Number

Rev

Date: Tuesday, July 24, 2018



Sheet 1 of 106

Rogue One 15"/17" WHL-U A00

Project code: 4PD0EZ01A001
PCB P/N: 18706
Revision: X02



24	PECI_CPU	
24,44,46	PROCHOT#_CPU	
55	TOUCH_PANEL_INTR#	
24,65	TP_WAKE_KBC#	
55	TOUCH_PANEL_PD#	
17	H_CUPWRGD	




Segment	Tline Type	Reference	Via Count	Max Length, mm		Max Length, Mils	
				Segment	Total	Segment	Total
M1	MS/SL/DSL	VSS	2	38	305	1496.06	12007.9
M2	MS/SL/DSL	VSS	2	279		10984.3	
M3	MS/SL/DSL	VSS	1	76		2992.13	
M4	MS/SL/DSL	VSS	1	76		2992.13	
M5	MS/SL/DSL	VSS	1	76		2992.13	
M6	MS/SL/DSL	VSS	1	76		2992.13	
M7	MS/SL/DSL	VSS	1	76		2992.13	
M8	MS/SL/DSL	VSS	1	8		341.96	
M9	MS/SL/DSL	VSS	2	254	254	10000	10000
Topology Guidelines							
Platform resistors values		Rpu=1KΩ, Rs=500Ω, Ri+Ragent=75-200Ω, R6+Rinvod=75-200Ω					
Platform resistors tolerances		± 5%					

Main Func = CPU

DP to HDMI2.0



DP for Type-C Mux



(#543016) eDP_RCOMP Guideline

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
eDP_RCOMP	5 mils	25 mils	24.9 $\Omega \pm 1\%$	Max = 600 mils


(#543016) DDI Disabling and Termination Guidelines

Port	Strap	Enable Port	Disable Port
Port 1	DDPB_CTRLDATA	PU to 3.3 V with 2.2-k $\pm 5\%$ resistor	NC
Port 2	DDPC_CTRLDATA	PU to 3.3 V with 2.2-k $\pm 5\%$ resistor	NC

Strap pin:




Port B / Port C Detected	Sampled at rising edge of PCH_PWROK
DDPB_CTRLDATA	0 = Port B is not detected. * 1 = Port B is detected.
DDPC_CTRLDATA	0 = Port C is not detected. * 1 = Port C is detected.


These two signals have weak internal pull-down.



Port B DP to HDMI2.0

Port C DP for Type-C Mux



DDR4 ball type: **NON-Interleaved** Type

Do Bit Swapping is allowed within the same byte, and Byte Swapping is allowed within the same channel.
Clock (CLK and CLK#) and Strobe (DQS and DQS#) differential signal swapping within a pair is not allowed. Also differential clock pair to clock pair swapping within a channel is not allowed.

PDG: DDR/ODT


4.3 ODT Connectivity

Table 4-19. ODT Signals Connectivity Table

Processor	Memory type	Side	Signal	Rule
WHL-U	DDR4 Memory Down	Processor	DDRO_ODT[1:0] DDR1_ODT[1:0]	Processor's ODT[0] connected to DRAMs' Rank0 ODT. Processor's ODT[1] connected to DRAMs' Rank1 ODT balls. If Rank not used, Processor ODT[1] not connected.
		DRAMs	ODT[1:0]	
	DDR4 SODIMM	Processor	DDRO_ODT[1:0] DDR1_ODT[1:0]	Processor's ODT[1:0] balls connected to DIMM ODT[1:0] balls.
		DIMMs	ODT[1:0]	

Note:

1. For additional ODT signal connection details reference the Customer Reference Board (CRB) schematics and board files.




RO1917 LMA/DIS 2011

Wistron Corporation
21F, 8th, Sec. 1, 14th Tai Wa Rd., Hsinchu, Taiwan 300, Taiwan, R.O.C.

CPU (DDR)
Rogue One 15/17" WHL-U

Doc. Number: 075.52215.007D
Date: Tuesday, July 24, 2018
Rev: A00

15 CFG3 <<< _____
15 CFG4 <<< _____







SKL(#543016):
Processor strap CFG[4] should be pulled low to enable embedded DisplayPort*

Main Func = CPU

- 46 VSSSA_SENSE <<<< _____
- 46 VCCSA_SENSE <<<< _____
- 46 VCCGT_SENSE <<<< _____
- 46 VSSGT_SENSE <<<< _____

Pin Number	CFL-U43E	WHL ES1 Netname	WHL ES2 Netname
AA9	VCCGT	VCCGT	VCCCORE
AB10	VCCGT	VCCGT	VCCCORE
AB2	VCCGT	VCCGT	VCCCORE
AB8	VCCGT	VCCGT	VCCCORE
AB9	VCCGT	VCCGT	VCCCORE
AC8	VCCGT	VCCGT	VCCCORE
AD9	VCCGT	VCCGT	VCCCORE
AE10	VCCGT	VCCGT	VCCCORE
AE8	VCCGT	VCCGT	VCCCORE
AE9	VCCGT	VCCGT	VCCCORE
AF10	VCCGT	VCCGT	VCCCORE
AF2	VCCGT	VCCGT	VCCCORE
AF8	VCCGT	VCCGT	VCCCORE
AG8	VCCGT	VCCGT	VCCCORE
AG9	VCCGT	VCCGT	VCCCORE
AH9	VCCGT	VCCGT	VCCCORE
AJ10	VCCGT	VCCGT	VCCCORE
AJ8	VCCGT	VCCGT	VCCCORE
AK2	VCCGT	VCCGT	VCCCORE
AK9	VCCGT	VCCGT	VCCCORE
AL10	VCCGT	VCCGT	VCCCORE
AL8	VCCGT	VCCGT	VCCCORE
AL9	VCCGT	VCCGT	VCCCORE
AM8	VCCGT	VCCGT	VCCCORE
V2	VCCGT	VCCGT	VCCCORE
Y10	VCCGT	VCCGT	VCCCORE
Y8	VCCGT	VCCGT	VCCCORE




(Blanking)


RO15/17 UMA/DIS 2IN1

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU (RSVD)			
Size A3	Document Number Rogue One 15"/17" WHL-U		Rev A00
Date:	Tuesday, July 24, 2018		Sheet 9 of 106


1V_CPU_CORE



VCCGT



VCCSA



11.3.1 Whiskey Lake U 4+2 Decoupling Requirement

Table 11-1. Whiskey Lake U 4+2 Bulk Decoupling Example

Bulk Decoupling Locations	Example	Notes
VCCORE Power Plane at VR output	4x 220uF (@4.5mO ESR)	Placed at primary side near to VR output
VCCGT Power Plane at VR output	2x 220uF (@4.5mO ESR)	Placed at primary side near to VR output

Notes:

- These examples are based on 1MHz switching frequency VR with bandwidth of up to 250kHz.
- Bulk decoupling is not a "requirement" but recommendation only. It is an example of VR design/VR bandwidth. Customer should work with respective vendor to validate their VR & bulk decoupling designs to ensure the electrical requirements are met.

Table 11-2. Decoupling Requirements for Whiskey Lake U 4+2 Processor (Sheet 1 of 2)

Domain	Primary Side cap	Secondary Side cap	Placement guideline
VCCORE		42x 1uF 0402/0201	To be placed as close as possible to the vias that connect to the BGA pins.
		14x 10uF 0402	
		9x 22uF 0603	
		8x 10uF 0402	
VCCGT		18x 47uF 0805 (6.3V)	Place as close to the package as possible. Can be placed on as either Primary or back side cap.
		15x 22uF 0603 (6.3V)	
		4x 47uF 0805 (6.3V)	
		11x 1uF 0402/0201	
		15x 10uF 0402	Place as close to the package as possible


Table 11-2. Decoupling Requirements for Whiskey Lake U 4+2 Processor (Sheet 2 of 2)

Domain	Primary Side cap	Secondary Side cap	Placement guideline
VCCSA		4x 0402	Placeholder only.
		7x 10uF 0402	
		6x 10uF 0402	
		2x 47uF 0805 (6.3V)	
VDDQ		2x 0805	Placeholder Only
		4x 1uF 0402/0201	
		3x 10uF 0402	
		1x 22uF 0603	
VCCIO		4x 1uF 0201	Place as close to the package as possible
		6x 10uF 0402	
VCCPLL_OC		4x 0402	Placeholder Only
		1x 1uF 0402	
VCCPLL		1x 0.1uF 0201	Place as close as possible to BGA. Can be placed on as either Primary or backside cap.
		1x 1uF 0402	
		1x 0805	
		1x 10uF 0402	
VCCST		1x 1uF 0402	Placeholder Only
VCCSTG		1x 1uF 0402	Placeholder Only

Notes:

- The 6.3V voltage is for the higher capacitance retention; more 0805 components will be required for a lower voltage capacitor rating. Assumption: VR loop bandwidth ' 250kHz e.g., 1MHz switching VR
- Component placement order: Package edge > 0402 caps > 0603 caps > 0805 caps > Bulk caps > Power source.

Figure 11-8. Whiskey Lake U 4+2 VCCORE Routing Guideline





R015/17 UML/DS 2N1





Main Func = CPU

PCH DERIVED RAILS UNSLICED GT

VCCIO





RO13_20171110
KR EC list



U-line 23e 28W
IccMax current-10ms max = 34 A

RO13_20170717




Layout Note:

```

1uF:
C1174 near N15
C1180 near K15
C1173 near AF20
C1172 near N18
C1175 near AB19
22uF :
C1182 C1184 near N15
10uF:
C1176 near N15

```



RF request 2016/01/12 modify

RO15/17 UMA/DIS 2IN1



Title

CPU (Power Cap2)

Size
A

Document Number:





Rogue One 15"/17" WHL-U

Rev	1.00
-----	------









Date: Tuesday, July 24, 20

Sheet 11 of 106

The diagram illustrates two sets of 8 M_A_DQS signals. The top set, labeled M_A_DQS_DN[7:0], includes signals M_A_DQS_DN0 through M_A_DQS_DN7. The bottom set, labeled M_A_DQS_DP[7:0], includes signals M_A_DQS_DP0 through M_A_DQS_DP7. Both sets are connected to a bus with a width of 5, indicated by the number 5 at the end of each label.



Main Func = MEMORY



5

4

3

2

1

D

D

C

C

(Blanking)


B

B

A

A

RO15/17 UMA/DIS 2IN1

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title DDR (RSVD) (DDR4-CHA1)					
Size A4		Document Number Rogue One 15"/17" WHL-UA00			Rev U00
Date: Tuesday, July 24, 2018		Sheet 14 of		106	


5

4



3

2

1



GPP_R23 / SMIA1ALERT# / PCHHOT#	Intel® DCI-00B	Rising edge of RSMST#	<p>This signal has an internal pull-down. 0 = Disable Intel® DCI-00B (Default) 1 = Enable Intel® DCI-00B</p> <p>Notes:</p> <ol style="list-style-type: none"> 1. The internal pull-down is disabled after RSMST# 2. When used as PCHHOT# and strap low, a 150K pull-up is needed to ensure it does not override the internal pull-down strap sampling. <p>This signal is in the primary well.</p>
--	---------------------------	----------------------------------	--



HDA_SDO / I2SD0_TXD	Flash Descriptor Security Override	<p>This signal has a weak internal pull-down.</p> <p>0 = Enable security measures defined in the Flash Descriptor. (Default)</p> <p>1 = Disable Flash Descriptor Security (overriding strap should only be asserted high using external pull-up in manufacturing/debug environment ONLY).</p> <p>Notes:</p> <ol style="list-style-type: none"> The internal pull-down is disabled after PCH_PWR0K is high. This signal is in the primary wall.
------------------------	---	---

GPP_E19 / DDPB_CTRLDATA / CNV_BT_IF_SELECT	Display Port B Detected	<p>Rising edge of PCH_PWROK</p> <p>This signal has a weak internal Pull-down . 0 = Port B is not detected. (Default) 1 = Port B is detected.</p> <p>Notes:</p> <ol style="list-style-type: none"> 1. The internal Pull-down is disabled after PCH_PWROK is high. 2. This signal is in the primary well.
--	----------------------------	--

GPP_E21 / DDPC_CTRLDATA	Display Port C Detected	Rising edge of PCH_PWROK	<p>This signal has a weak internal Pull-down. 0 = Port C is not detected. (Default) 1 = Port C is detected.</p> <p>Notes:</p> <ol style="list-style-type: none"> 1. The internal Pull-down is disabled after PCH_PWROK is high. 2. This signal is in the primary well.
------------------------------------	-------------------------------	-----------------------------	---

GPP_E23 / DDPD_CTRLDATA	Display Port D Detected	Rising edge of PCH_PWROK	<p>This signal has a weak internal pull-down. 0 = Port D is not detected. (Default) 1 = Port D is detected.</p> <p>Notes:</p> <ol style="list-style-type: none"> 1. The internal pull-down is disabled after PCH_PWROK is high. 2. This signal is in the primary well.
----------------------------	-------------------------------	-----------------------------	---

GPP_H17	Reserved	Rising edge of PCH_PWROK	<p>This signal has a weak internal pull-down.</p> <p>This strap should sample LOW. There should NOT be any on-board device driving it to opposite direction during strap sampling.</p> <p>Notes:</p> <ol style="list-style-type: none"> 1. The internal pull-down is disabled after PCH_PWROK is high. 2. This signal is in the primary well.
---------	----------	--------------------------	--

GPP_H21	XTAL Frequency Select	Rising edge of RSMRST#	<p>This signal has a weak internal pull-down.</p> <p>An external pull-up is required on this strap since 38. MHz XTAL is not supported on the RCH.</p> <p>0 = 38.4 XTAL frequency selected. (Default) 1 = 24MHz XTAL frequency selected.</p> <p>Notes:</p> <ol style="list-style-type: none"> 1. The internal pull-down is disabled after RSMRST de-asserts. 2. This signal is in the primary well.
----------------	-----------------------------	---------------------------	--



Page 4 RN403 2.2K PU 3.3V_S0

GPP_F6 / CNV_RGI_DT	M.2 CNV Mode Select	Rising edge of RSMRST#	An external pull-up or pull-down is required. 0 = Integrated CNVi enable. 1 = Integrated CNVi disable.
--------------------------------	---------------------------	---------------------------	--

INPUT3VSEL	3.0V Select	<p>Input pin must always be driven to a valid logic level</p> <p>External pull-up or pull-down is required 0 = 3.3V supply is 3.3V +/- 5% 1 = 3.3V supply is 3.0V +/- 5%</p> <p>Note: This strap should only be used for specific targeted iS battery systems.</p>
-------------------	-------------	---

GPD7	Reserved	Rising edge of DSW_PWROK	External pull-up is required. Recommend 100K. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling
-------------	----------	--------------------------	--

GPP_H23	eSPI Flash Sharing Mode	Rising edge of RSMRST#	<p>This signal has a weak internal pull-down.</p> <p>0 = Master Attached Flash Sharing (MAFS) enabled (Default)</p> <p>1 = Slave Attached Flash Sharing (SAFS) enabled.</p> <p>Notes:</p> <ol style="list-style-type: none"> 1. The internal pull-down is disabled after RSMRST# de-asserts. 2. This signal is in the primary weak. <p>Warning: This strap must be configured to '0' (SAFS is disabled) if the eSPI or I2C strap is configured to '0' (eSPI is disabled).</p>
---------	-------------------------	------------------------	---



[NON Only] PHYSICAL_DEMOQ_ENABLED (DQE PRIVACY)	
CPU[3]	0 : DISABLED SET DQE ENABLED BIT IN DEMO INTERFACE REG
	1 : DISABLED



DISPLAY PORT PRESENCE STRAP	
CFG[4]	<p>0 = Disabled An external Display Port device is connected to the Extended Display Port. 1 = Disabled (default) No Physical Display Port attached to Extended DisplayPort*. No support for disable.</p>






Figure 6-1. High Speed I/O (HSIO) Lane Multiplexing in CNL U PCH-LP

Flex I/O Lane	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
High Speed I/O (HSIO) Type and Lane	USB3.1 Gen1/Gen2 #1	USB3.1 Gen1/Gen2 #2	USB3.1 Gen1/Gen2 #3	USB3.1 Gen1/Gen2 #4	USB3.1 Gen1/Gen2 #5	PCIe* #7	PCIe* #8	PCIe* #9	PCIe* #10	PCIe* #11	PCIe* #12	PCIe* #13	PCIe* #14	PCIe* #15	PCIe* #16	
Intel® RST Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	Yes	Yes	Yes	Yes	Yes	Yes

6.3.1 PCH PCI Express* Interface Configuration Details

Figure 6-2. Supported PCH PCI Express* Link Configurations

PCH-LP		PCIe* Controller #1							PCIe* Controller #2							PCIe* Controller #3							PCIe* Controller #4						
		Cycle Router #1							Cycle Router #2							Cycle Router #3							Cycle Router #4						
Flex I/O Lane		0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27
PCIe* Lane		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	
Premium-U	1x4	RP1							RP5							RP9							RP13						
	2x2	RP1							RP5							RP9							RP13						
	1x2+2x1	RP1							RP3							RP7							RP11						
	2x1+1x2	RP4							RP3							RP7							RP11						
	4x1	RP1							RP2							RP3							RP4						


```

24      SYS_PARRK      >>>
2426    RESET_OUT#     >>>

2440    VCST_PARRGD    >>>
2444    PCH_RSTMRST#   >>>


25.40.45 3V_SV_PWRGD   >>>
24.40.91 PM_SLP_S0W   >>>
27.40.91 PM_SLP_S0H   >>>
40.54.65 PM_SLP_SAW   >>>

24.61   ALXN_EN_VOIDS >>>
24.61   SIO_PWRSTN#   >>>
43.44   AC_IN#        >>>

26.61.63.66.76.91    PLTRST#_CPU >>>
3          H_CUPWRST# >>>

15  INPUTSEL         <<<

```

















Table 9-1. Functional Strap Definitions (Sheet 2 of 3)

Signal	Range	When Sampled	Comment
			This Signal has a weak internal Pull-down. This field determines the destination of accesses to the BIOS Memory Bank. Also contains the BIOS Memory Bank Definition ID (BUD, DevCo13, Function), after ROM reset (6).
GSPFL_MODE / OPF_BZ2	Boot BIOS State M- RES	Rising edge of CPU_PIOACK	<p>Bit 6 Boot BIOS Destination</p> <ul style="list-style-type: none"> 0 SPI (Default) 1 LPC <p>Notes:</p> <ul style="list-style-type: none"> - The internal Pull-down is disabled after PLTRST#. - If option 1 (LPC) is selected, BIOS may still be placed on SPI, or all platforms may have SPI boot. However SPI flash connection to the PC's BIOS bus with a valid definition number will not work. - Boot BIOS Destination select by CPU to function requires either using Boot BIOS Definition number or using Boot BIOS Definition select by Intel I/O Integrated GSK LAN. - This signal is the primary write.
SMBALERT / GPI_CS		Rising edge of SMBUSF5	<p>This Signal has a weak internal Pull-down.</p> <ul style="list-style-type: none"> - LPC is selected for CS (Default) - +SPI is selected for CS (Optional) <p>Notes:</p> <ul style="list-style-type: none"> - The internal Pull-down is disabled after RESET# de-assertion. - This signal is the primary write.

Table 3: Platform Supported Pin Strap Settings for LPC / eSPI / SPI Flash

ESPI Enable Strap (ESPI_EN) Value (0: LPC, 1: eSPI)	Boot BIOS Strap (BIOS) Value (0: SPI, 1: LPC/eSPI)	EC Connection	Boot (BIOS) Flash Connection (Section 3.1.4)
0	0	LPC	SPI
0	1	LPC	LPC
1	0	eSPI	SPI
1	1	eSPI	eSPI (to EC over eSPI Peripheral Channel) (refer to Section 3.1.4 for details)





PCH strap pin:

eSPI or LPC	Sampled at rising edge of RSMRST#
SMDALERT# / GPP_C5	This signal has a weak internal pull-down. 0 = LPC is selected for EIC. 1 = eSPI is selected for EIC.

This signal has a weak internal pull-down.

Main Func = PCH

- 61 BT_PCMFRM_RSTN <<<
- 61 BT_PCMOUT_CLKREQ0 <<<
- 56 DMIC_PCH_DATA <<<
- 55 DMIC_PCH_CLK <<<
- 15,27 SPKR <<<
- 27 HDA_SDOU0_CPU <<<
- 27 HDA_SYNC_CODEEC <<<
- 60 ME_FWP_SW <<<
- 27 HDA_SDOUT_CODEEC <<<
- 65 KB_LED_BL_DET <<<
- 24 GC6_THM_DIS# >>>
- 15 HDA_SDOUT_CPU >>>
- 24,85 DGPU_PWROK >>>



PCH strap pin:


Flash Descriptor Security Override/ Intel ME Debug Mode	
HDA_SDOUT	Low = Default High = Enable

The internal pull-down is disabled after PLTRST# deasserts

PCH strap pin:

TOP SWAP OVERRIDE	
HDA_SPKR	High = TOP SWAP ENABLED Low = DISABLED (WEAK INTERNAL PD)

The internal pull-up



RO15/17 UMADS 2M1

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinshih,
Taippei Hsien 221, Taiwan, R.O.C.

CU (HAD/12S/SD/DMIC)
Rogue One 15"/17" WHL-U

Size A2 Document Number Rev A00

Date: Tuesday, July 25, 2018 Sheet 19 of 106

```

55 79.86 GC6_FB_EN <<<
55 CPU_ICC_SDA_P1 <<<
55 CPU_ICC_SCL_P1 <<<
65 CPU_ICC_SDA_P0 <<<
55 CPU_ICC_SCL_P0 <<<
55 DDC_PANEL_EN <<<

68 UART2_C_TXD0_DTXD <<<
68 UART2_C_TXD0_DRXD <<<
24 SIO_EXT_WAKE# <<<
65 KB_DET# <<<

55 GSEN_INT1 <<<
55 GSEN_INT2 <<<
70 GSEN2_INT1_C <<<
70 GSEN2_INT2_C <<<
70 GYRO_INT_C <<<
55 GYRO_DRDY <<<
15.26 RTC_DET# <<<
55.70 CPU_ICC_SDA_SH <<<
55.70 CPU_ICC_SCL_SH <<<
70 FFS_RST <<<

91 PIRQ# <<<

21 BOARD_ID2 >>>

61 CNV_BR1_RSP <<<
15.61 CNV_RGL_DT_R <<<
61 CNV_BR1_DT_R <<<
61 CNV_RGL_RSP <<<

76 DGPU_HOLD_RST# >>>
79 GPU_EVENT# >>>






86 DGPU_PWR_EN >>>

15 NRB_BIT >>>

15 GPP_B22_GSPH1_MOSI >>>

24 NB_MODE# >>>

```









PCH strap pin: NRB_BIT





No Reboot	Sampled at rising edge of PCH_PWROK
GSPI0_MOSI/ GPP_B18	0 = Disable "No Reboot" mode. 1 = Enable "No Reboot" mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.





















The signal has a weak internal pull-down.

Main Func = PCH





SA 1228 intel





#	Board_ID(GPIO155)	FULL-LOW RESISTOR	FULL-HIGH RESISTOR	VOLTAGE
1	X00	100.0K	10.0K	3
2	X01	100.0K	17.8K	2.801
3	X02	100.0K	27.0K	2.390
4	X03(reserve)	100.0K	37.4K	2.402
5	A00	100.0K	49.9K	2.201
6	A01	100.0K	64.9K	2.001
7	A02	100.0K	82.5K	1.808
8	A03	100.0K	107K	1.594
9	Reserve	100.0K	154K	1.299
10	Reserve	100.0K	200K	1.1
11	Reserve	100.0K	TBD	0.9
12	Reserve	100.0K	TBD	0.7
13	Reserve	100.0K	TBD	0.5
14	Reserve	100.0K	TBD	0.3

MODEL_ID	DET(GPIO155)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	Voltage
TBD	100.0K	10.0K	17.8K	2.801
TBD	100.0K	10.0K	27.0K	2.390
TBD	100.0K	10.0K	37.4K	2.402
TBD	100.0K	10.0K	49.9K	2.201
TBD	100.0K	10.0K	64.9K	2.001
TBD	100.0K	10.0K	82.5K	1.808
TBD	100.0K	10.0K	107K	1.594
TBD	100.0K	10.0K	154K	1.299
TBD	100.0K	10.0K	200K	1.1




44.64925 GDL
44.15435 GDL

CR_STRAP	BSS_STRAP	Source
0	X	Use 3.3V Private SPI
1	0	Use eSPI Flash Channel
	1	Use 3.3V Shared SPI



Note 16
If the eSPI Flash Channel is used for booting, the GPIO123(BIO)_CSM pin must be used as RSMSTR. This pin will be driven high by the boot ROM code in order to activate the eSPI Flash channel. If the BIOS_SPI pin is used for booting, then any unused GPIO may be used for RSMSTR.

Power Switch Logic(PSL)




Main Func = SPI Flash


18 SPL_CS_ROM_N0 >>>
15,18 SPL_HOLD_ROM <<<
18,24 RTCRST_ON >>>
52,54 3V_SV_DSW_OK <<<
18,91 SPL_SO_ROM <<<
15,18 SPL_WP_ROM <<<
18,91 SPL_SI_ROM >>>
15,18,91 SPL_S_ROM >>>
15,20 RTC_DET# <<<
24 VCCDSW_ON <<<
17,40,45 3V_SV_PWRGD >>>



Source	QUAD/DUAL fast read	DUAL fast read	SFDP
072.25128.0B51	0	0	0
072.25127.0001	0	0	0
072.25128.0D61	0	0	0




Main Func = RTC



29.2.1 VCCRTC External Circuit

On KBL, the VCCRTC max voltage is being reduced to minimize leakage on the ESD diodes and prevent RTC oscillator problems. Whether VCCRTC is sourced from Vbatt in G3 or VCCDSW_3p3 in Non-G3 state, platform designers must ensure the effective voltage at VCCRTC does not exceed 3.2V. The following sections will detail various options platform designers can use to achieve this new specification.





Main Func = Audio

```

19  HDA_SYNC_CODE >>>
19  HDA_SROUT_CODE >>>
19  HDA_BITCLK_CODE >>>
55  DMIC_DATA <<<
29  AUD_SENSE >>>
19  HDA_SDING_CPU <<<
55  DMIC_CLK >>>
24  BEEP >>>
29  RING2 >>>
15,10 SPKR >>>
29  LINE1_L >>>
29  LINE1_R >>>
24  NB_MUTE1 >>>
19  AUD_SPK_L+ >>>
19  AUD_SPK_L- <<<
29  AUD_SPK_R+ >>>
29  AUD_SPK_R- <<<
29  AUD_HP1 JACK_L <<<
29  AUD_HP1 JACK_R <<<
29  MIC2_VREF0_L <<<
29  MIC2_VREF0_R <<<
29  SLEEVE >>>
17,40,51 PM_SLP_S3W >>>

```



(Blanking)

RD151717 (MAY08) 2811




Part		Document Number		Audio (RSVD) (Audio AMP)	
Part	Audio	Document Number	Part	Audio	Part
Part	Audio	Rogue One 15"/17"	Part	Audio	Part
Part	Audio	WHL-U	Part	Audio	Part
Part	Audio	Part	Part	Audio	Part



Main Func = Audio

21 SPK_ID <<< _____
27 AUD_SPK_L+ >>> _____
27 AUD_SPK_L- >>> _____
27 AUD_SPK_R- >>> _____
27 AUD_SPK_R+ >>> _____
27 MIC2_VREFO_R >>> _____
27 MIC2_VREFO_L >>> _____
27 RING2 <<< _____
27 LINE1_L >>> _____
27 LINE1_R >>> _____
27 SLEEVE <<< _____





27 AUD_HP1_JACK_L >>> _____
27 AUD_HP1_JACK_R >>> _____
27 AUD_SENSE >>> _____




CONN Pin	Net name
Pin1	SPK_L+
Pin2	SPK_L-
Pin3	SPK_R-
Pin4	SPK_R+
Pin5	SPK_DET#
Pin6	GND



022.10002.01H1
2nd = 022.10002.01L1
3rd = 022.10002.01Z1





D

D

C

C

B

B

A

A

RO15/17 UMA/DIS 2IN1



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Audio (RSVD)

Size
A3

Document Number

Rev

Date: Tuesday, July 24, 2018

Rogue One 15"/17" WHL-U

A00


Sheet 30 of 106

(Blanking)

(Blanking)


RO15/17 UMA/DIS 2IN1

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LAN (RSVD) (RJ45+Transform			
Size	Document Number		Rev
A3	Rogue One 15"/17" WHL-U		A00
Date: Tuesday, July 24, 2018		Sheet 32 of 106	





RO15/17 UMADIS 28V1

		Wistron Corporation <small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
Title			
CARDREADER (SDIO/SD Conn)			
Size A2	Document Number Rogue One 15"/17" WHL-U		Rev A00
Date: Tuesday, July 25, 2018			
Sheet		33	of 108



RO15/17 UMA/DIS 2IN1

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <i>USB (RSVD) (USB2.0 CONN)</i>			
Size A3	Document Number <i>Rogue One 15"/17" WHL-U</i>		Rev <i>A00</i>
Date: Tuesday, July 24, 2018	Sheet 34	of	106



D

C

B

A


D


C

B

A

RO15/17 UMA/DIS 2IN1

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB (RSVD) (USB3.0 Conn)			
Size	Document Number		Rev
	Rogue One 15"/17" WHL-U		A00
Date:	Tuesday, July 24, 2018		Sheet 35 of 106





RO15/17 UMA/DIS 2IN1

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>USB (RSVD) (USB Charger)</i>			
Size	Document Number		Rev
A3	<i>Rogue One 15"/17" WHL-U</i>		<i>A00</i>
Date:	Tuesday, July 24, 2018		Sheet 36 of 106


5	4	3	2	1
D				D
C				C
B				B
A				A


RO15/17 UMA/DIS 2IN1

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<i>USB (RSVD) (PCIE to USB3.0)</i>					
Size	Document Number				Rev
A4	<i>Rogue One 15"/17" WHL-U</i>				<i>A00</i>
Date: Tuesday, July 24, 2018		Sheet		37	of 106



RO15/17 UMA/DIS 2IN1

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<i>USB (RSVD) (USB3.0 Redriver)</i>					
Size	Document Number				Rev
A4	<i>Rogue One 15"/17" WHL-U</i>				<i>A00</i>
Date: Tuesday, July 24, 2018		Sheet 38		of 106	




RO15/17 UMADS 2IN1

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Tapei Hsien 221, Taiwan, R.O.C.	
Sequence (RSVD)			
Title			
Size A2	Document Number	Rogue One 15"/17" WHL-U	Rev A00
Date: Tuesday, July 25, 2018		Sheet 39	of 106

5V_S0

3D3V_S0



GPIO has to be configured appropriately; pull configuration instead of open-drain so that there is no need for any resistor.

+V_EDRAM_VR


Voltage = 1.0 V \pm 50 mV
 I_{max} = 3.2 A
 TRISE = 240 μ s
 +V EOP10

+V_EOPIO_VR


Voltage = 1.0 V \pm 50 mV
Imax = 2.8 A
TRISE = 240 μ s

VCCST, VCCSTG, and VCCPLL can remain powered during S4 and S5 power states for board VR optimization.

VCCST_CPU



Stuff




The schematic diagram illustrates the internal structure of the TVCOSTG block. Key components and their connections include:

- 73.0008 LO4**: A crystal oscillator connected to the TVCOSTG block.
- 74VHC00**: A NAND gate used for logic processing within the block.
- 74VHC04**: An inverter used for signal inversion.
- 74VHC02**: A NOR gate used for logic processing.
- TVCOSTG**: The main block being modeled, with inputs and outputs labeled.
- 74VHC00**: A NAND gate used for logic processing within the block.
- 74VHC04**: An inverter used for signal inversion.
- 74VHC02**: A NOR gate used for logic processing.
- TVCOSTG**: The main block being modeled, with inputs and outputs labeled.

The diagram also shows the connection to the TVCOSTG block and the TVCOSTG block. The diagram is labeled with various components and their values, such as 73.0008 LO4, 74VHC00, 74VHC04, 74VHC02, and TVCOSTG.


1D2V_VCCSFR_OC	
----------------	--




+V1.8S0

5	4	3	2	1
D				D
C				C
B				B
A				A


RO15/17 UMA/DIS 2IN1

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Sequence (RSVD) (DS3/S0ix)					
Size		Document Number			Rev
A4		Rogue One 15"/17" WHL-U			A00
Date:		Tuesday, July 24, 2018		Sheet	41 of 106





RO15/17 UMADIS 28V1



		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
INT IO (RSVD)			
File			
Size K2	Document Number Rogue One 15"/17" WHL-U		Rev A00
Date 1/25/2017, 10:57:24 AM	Sheet 42	of 42	106



Main Func = PWR.Plane.Regulator_5V




Main Func = PWR.Plane.Regulator_3D3V




RO15/17 UMMS 281

Main Func = CPU_CORE



	U22	U42
PC4625	DY	0.022u(78.22321.2FL)
PC4626	DY	0.022u(78.22321.2FL)
PR4669	DY	DY
PR4635	1K(64.10015.6DL)	DY
PR4642	267(64.26705.6DL)	365(64.36505.6DL)
PC4630	0.1u(78.10422.5FL)	0.1u(78.10422.5FL)
PC4628	0.01u(78.10324.10L)	0.022u(78.22322.2FL)
PC4653	DY	47n(78.47322.2FL)
PR4633	1.54K(64.15415.6DL)	2.55K(64.25515.6DL)
PR4608	76.8K(64.76825.6DL)	95.3K(64.95325.6DL)

```
Main Func = CPU_CORE
```



KBL_U22_15W
Icc(max)=31A
TDC=21A


Confirm with EE
22uF/0805 total 33pcs
(78.22610.L2L)

Cyntec 6.8mmx7.6mmx4.0mm
DCR: 0.66m ohm +/-7%
Idc : 36A , Isat : 45A

PANASONIC
ESR: 9 mohm

PT4701
SE330U2VDM-4-GP
79.33719.20C
2nd = 80.3371V.L01
SB 0411

Main Func = CPU_CORE




KBL-R_U42_15W
Icc(max)=64A
TDC=42A

Confirm with EE
22uF/0805 total 36pcs
(78.22610.L2L)

Cyntec 6.8mmx7.6mmx4.0mm
DCR: 0.66m ohm +/-7%
Idc : 36A , Isat : 45A


Cyntec 6.8mmx7.6mmx4.0mm
DCR: 0.66m ohm +/-7%
Idc : 36A , Isat : 45A



RO15/17 UMADS 2IN1

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Tapei Hsien 221, Taiwan, R.O.C.	
Power (RSVD)			
Title			
Size A2	Document Number Rogue One 15"/17" WHL-U		Rev A00
Date: Tuesday, July 25, 2018 Sheet 49 of 106			

Main Func = CPU_CORE



If no need support PS4 mode
please change to ISL6208C
74.06208.B73


RO15/17 UMA/DIS 2IN1

40 VDDQ_PWRGD <<< —
EE needs check it!!



54 PWR_2D5V_PG >>> —
EE needs check it!!

17,27,40 PM_SLP_S3# >>>_____



5 SM_PGCNTL_R >>>_____



```
Main Func = PWR.Plane.Regulator_1D0V
```




AOZ2262 for 1D0V



$$\begin{aligned} V_o &= 0.8x(1+R_1/R_2) \\ &= 0.8x(1+3.16/10) \\ &= 1.0528V \end{aligned}$$

RO15/17 UMA/DIS 2IN1







RO15/17 UMA/DS 2N1



		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		Power (RSVD(VCCIO/VCC PRIM)	
Size	Document Number	Rev	
A2	Rogue One 15"/17" WHL-U	A00	
Date: Tuesday, July 24, 2018		Sheet	53 of 108

Main Func = 2D5V/ 1D8V

APL5934 for 2D5V





APL5934 for 1D8V_S5



RO15/17 UMA/DIS 2IN1

Size Custom	Document Number Rogue One 15"/17" WHL-U	Rev A
Date: Tuesday, July 24, 2018	Sheet 55 of	106
































RO15/17 UMADS 2IN1











		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Tapei Hsien 221, Taiwan, R.O.C.	
Display (CRT/IR Camera)			
Size A2	Document Number Rogue One 15"/17" WHL-U		Rev A00
Date: Tuesday, July 25, 2018		Sheet 56	of 106

Main Func = HDMI



- 4 HDMI_D0L_TX_N0
- 4 HDMI_D0L_TX_P0
- 4 HDMI_D0L_TX_M0
- 4 HDMI_D0L_TX_N1
- 4 HDMI_D0L_TX_P1
- 4 HDMI_D0L_TX_M1
- 4 HDMI_D0L_TX_N2
- 4 HDMI_D0L_TX_P2
- 4 HDMI_D0L_TX_M2
- 4 HDMI_D0L_TX_N3
- 4 HDMI_D0L_TX_P3
- 4 HDMI_D0L_TX_M3
- 4 DPH_AUX_CPU_P
- 4 DPH_AUX_CPU_M
- 4 DPH_AUX_CPU_N




HDMI POWER



APL5934 for HDMI 1D2V





RO15/17 UMA/DIS 2IN1




		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Display (RSVD) DP			
Title			
Size	Document Number	Rev	
Custom	Rogue One 15"/17" WHL-U	A00	
Date: Tuesday, July 24, 2018	Sheet	58	of 106

(Blanking)


RO15/17 UMA/DIS 2IN1

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Display (RSVD) DVI			
Size	Document Number		Rev
A3	Rogue One 15"/17" WHL-U		A00
Date:	Tuesday, July 24, 2018		Sheet 59 of 106



Main Func = HDD



SATA HDD Connector




- BIOS today already check whether the device is HDD and whether it supports FFS before enabling sensor chip to trigger pin11. The plan is to add a check on the SSD path to decide if device supports SCP and notify EC whether to support SCP.








Main Func = WLAN

Table 3-4 Peak current consumption

Name	Description	Value [mA]	Notes
Peak current	Peak current from 3.3 V supply	1360	



AFTP TESTPOINT



RO15/17 UMA/DIS 2IN1



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
INT IO (WLAN M.2)			
Size	Document Number		Rev
Custom	Rogue One 15"/17" WHL-U		A00
Date:	Tuesday, July 24, 2018	Sheet 61 of	106

(Blanking)


RO15/17 UMA/DIS 2IN1

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<i>INT IO (RSVD) WWAN</i>					
Size A4		Document Number <i>Rogue One 15"/17" WHL-U</i>			Rev <i>A00</i>
Date: Tuesday, July 24, 2018		Sheet 62		of 106	



Main Func = Power BTN

24 CHG_AMBER_LED# >>> _____
24 BATT_WHITE_LED# >>> _____
24,66 LID_CL_SIO# >>> _____
24 SYS_LED_MASK#_R >>> _____


Battery LED1 (AMBER_LED)
Low actived from KBC GPIO



Battery LED2 (WHITE_LED)
Low actived from KBC GPIO














16 SATA_LED# >>> _____
63 SSD_LED# >>> _____
24 MASK_SATA_LED# >>> _____






Main Func = Keyboard


24 KSQB.7] >>> 
24 KSQB.16] <<< 

324 TP_WAKE_KBC# <<< 
24 PTP_DIS# >>> 
24 TP_EN# >>> 
24 CLK_TP_SIO <<< 
24 DAT_TP_SIO <<< 
20 CPU_DC_SCL_P0 >>> 
20 CPU_DC_SDA_P0 >>> 
19 KB_LED_BL_DET <<< 
20 KB_DET# <<< 
24 KB_LED_PWM >>> 
24 CAP_LED_R >>> 


KB Backlight Power Consumption: 285mA max.



CAP LED Control
LOW active from KBC GPIO




Main Func = TPad




GPIO_TPAD: TBD
(Touch pad wake# for S3 wake up @ PCH GPIO??)

PS2
I2C



Need to check if it is Active High or Active Low
and check if there is a PS on TPAD side.




Pin number	Pin name
1	VDD
2	DAT (I2C)
3	CLK (I2C)
4	GND
5	ATTN
6	GPIO
7	DAT (PS2)
8	CLK (PS2)

RO1917 LMA015 2011


DELL Wistron Corporation
21F, 8B, Sec.1, Hsin-Tai Wu Rd., Hsinchu,
Taiwan 30001, Taiwan, R.O.C.

INT IO (KB/TP)
Rogue One 15"/17" WHL-U A00
Date: 10/20/2010, July 24, 2010 Sheet 65 of 106

Main Func = IO Connector





SC 0525





SA 1107



AFTP TESTPOINT



EMI Reserve , 20141118



AFTP TESTPOINT



Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

RO15/17 UMA/DS 2N1

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsein 221, Taiwan, R.O.C.

IO Board Conn (USB/CARD)

Roque One 15"/17" WHL-U

A00

Date: Tuesday, July 24, 2018

Sheet 66 of 106


(Blanking)

RO15/17 UMA/DIS 2IN1


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Sensor (Hall-Sensor)			
Size A3	Document Number Rogue One 15"/17" WHL-U		Rev A00
Date: Tuesday, July 24, 2018		Sheet 67 of	106

Main Func = Debug

Vinafix.com



Use ZZ.F0765.01401 DUMMY PAD for MP



RO15/17 UMA/DIS 2IN1



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Debug (LPC debug)

Size
A4

Document Number


Rogue One 15"/17" WHL-U

Rev


Date: Tuesday, July 24, 2018

Sheet 68 of 106

06



RO15/17 UMA/DIS 2IN1



		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Sensor (RSVD)			
Size	Document Number		Rev
A3	Rogue One 15"/17" WHL-U		A00
Date:	Tuesday, July 24, 2018		Sheet 69 of 106

Main Func = Free Fall Sensor



20.55 CPU_IC_SCL_ISH <<>>
20.55 CPU_IC_SDA_ISH <<>>
20 GSEN2_INT1_C <<<<
20 GSEN2_INT2_C <<<<
18 FFS_INT1 <<<<
20 GYRO_INT_C <<<<
20 FFS_INT2 <<<<
60 FFS_INT2_Q <<<<
55 GYRO_INT >>>>

The slave address (SAD) associated to the **LNG2DM** is 010100xb. The **SDO/SA0** pad can be used to modify the least significant bit of the device address. If the SA0 pad is connected to a voltage supply, LSB is '1' (address 0101001b) or, if the SA0 pad is connected to ground, the LSB value is '0' (address 0101000b). This solution permits two different accelerometers to be connected and addressed to the same I²C lines.

Free Fall Sensor + G Sensor




combine G



Note:

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can

Please help to close with U7001



Note:

- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.


DisplayPort Source



DisplayPort HPD






USB HOST






USB3.0 TYPEC CONNECTOR








I2C TO PD



Main Func = TYPEC CONNECTOR





AFTP TESTPOINT




RO15/17 UMA/DIS 2IN1




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.






RO15/17 UMA/DIS 2IN1


<div>緯創資通</div>		<div>Wistron Corporation</div>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<div>EXT IO (TYPEC Redriver/MUX)</div>			
Size	Document Number		Rev
A	<div>Rogue One 15"/17" WHL-U</div>		A00
Date:	Tuesday, July 24, 2018	Sheet 75 of	106
2		1	





GPU	Capacitor Type	Footprint	Population		Location	
			N16	N17		
FBVDD/Q Supply Rail for GDDR5						
GB28-64, GB2C-64	0.1 μ F	X7R	0402	2	0	Under GPU
	1 μ F	X7R	0603	2	8	Under GPU
	4.7 μ F	X6S	0603	2	0	Under GPU
	10 μ F	X6S	0603	0	2	Under GPU
	10 μ F	X6S	0603	1	1	Near GPU
	22 μ F	X6S	0603W	1	3	Near GPU

GPU	Capacitor Type	Footprint	Population		Location	
			N16	N17		
FB PLL Supply Rail for GDDR5						
GBZ8-64, GBZC-64	0.1 μ F	X7R	0402	2	4	Under GPU
	22 μ F	X6S	0805	1	1	Near GPU
Bead Type						
	30 Ω (ESR=0.010 Ω)	0603	1	1		Near GPU



Note:
Reference NV-DDR5 CRB and DOH70 by GDDR5






Table 5.5 SORx_EXPOSED Strap Enablement for Down Designs

Row Index	Strap Pins			Resulting S0R ₂ EXPOSED Enablements		
	ROM_50	ROM_L	ROM_SCLK	S0R ₂ _EXPOSED	S0R ₂ _EXPOSED	S0R ₂ _EXPOSED
15	L	L	L	ENABLED	ENABLED	ENABLED
14	L	L	H	ENABLED	ENABLED	disabled
13	L	H	L	ENABLED	ENABLED	disabled
12	L	H	H	ENABLED	ENABLED	disabled
11	H	H	L	ENABLED	disabled	disabled
10	H	H	H	ENABLED	disabled	disabled
0	H	H	H	disabled	disabled	disabled
	M	X	X			(Reserved; do not configure)
	All other Strap Configurations					(Reserved)


20161215 N17

Strap Pins ¹⁰⁰⁰ 1			Functions Selected by This Strapping			
STRAPS	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
L	L	L	0	0	0	0
L	L	H	0	0	0	1
L	H	L	0	0	1	0
L	H	H	0	0	1	1
H	L	L	0	1	0	0
H	L	H	0	1	0	1
H	H	L	0	1	1	0
H	H	H	0	1	1	1
L	L	M	1	0	0	0
L	L	M	1	0	0	1
L	M	M	1	0	1	0

20161219 N17



20161223 N17



64 Bits	
GD0R5 @ 1.35V	
20B	40B
2pcs x 80b(256M x 32)	4pcs x 80b(512Mx 16)
Hynix - H5GCRH24MIR-R0C (29X0)	Hynix - H5GCRH24MIR-R0C (29X0)
Micron - MT51J256M32HF-7E-A (V15MH)	Micron - MT51J256M32HF-7E-A (V15MH)
Samsung - K4G80325FB-HC28 (N11MMH)	Samsung - K4G80325FB-HC28 (N11MMH)


Table 4. N175-G1 GDOR5 Recommended Memories

Inventory Item	Alternate Item Configuration	Product	Manufacturer	Part Number	Qty	UOM	Storage Location	Inventory Status	Warehouse	Order Type	Order Date	Order Status
C-03	2300021 1.50V	Vendor	Manufacturing	2300021	1	EA	010	Stock	010	Full	Production	Full
		Supplier	2300021	2300021	1	EA	010	Stock	010	Full	Production	Full
		Customer	2300021	2300021	1	EA	010	Stock	010	Full	Production	Full
		Buyer	2300021	2300021	1	EA	010	Stock	010	Full	Production	Full
C-03	2300021 1.50V	Vendor	Manufacturing	2300021	1	EA	010	Stock	010	Full	Production	Full
		Supplier	2300021	2300021	1	EA	010	Stock	010	Full	Production	Full
		Customer	2300021	2300021	1	EA	010	Stock	010	Full	Production	Full
		Buyer	2300021	2300021	1	EA	010	Stock	010	Full	Production	Full

Table 5.3 RAMCFG

Strap Pins <small>(see Note)</small>			RAMCFG Setting Number
STRAP2	STRAP1	STRAP0	(see Memory RVL for memory configs corresponding to these numbers)
L	L	L	0 (0x0000) Samsung 4G 2G
L	L	H	1 (0x0001) Micron 4G 2G
L	H	L	2 (0x0002) Hynix 4G 2G
L	H	H	3 (0x0003)
H	L	L	4 (0x0004)
H	L	H	5 (0x0005)








Frame Buffer Partition A-Upper Half


SA 1025

Type	FBVREF%	Voltage	GPU_GPIO10
Un-termination	50%	0.749V	High
Termination	70%	1.0617V	Low



	5	4	3	2	1
D					
C					
B					
A					

RO15/17 UMA/DIS 2IN1



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU (VRAM5,6 3/4)


Size
A3

Document Number
Rogue One 15"/17" WHL-U

Rev
A00

Date: Tuesday, July 24, 2018

Sheet 83 of 106



RO15/17 UMA/DIS 2IN1

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title GPU (VRAM7,8 4/4)			
Size A3	Document Number Rogue One 15"/17" WHL-U		Rev A00
Date: Tuesday, July 24, 2018	Sheet 84	of 106	

RT8816A For NVVDD




VGA : N175-G1 / NVVDD
 EDP-Continuous : 30A
 EDP-Peak : 60.1A

Table 1

Operation Phase Number	PSB Voltage Setting
Startup with DEV0	0V to 1.4V
Startup with DEV1	0.7V to 0.90V
Startup with DEV2	1.05V to 1.15V
Startup with DEV3	1.0V to 1.0V

Figure 10. PSB Voltage Regulator Complete Signal Connections



For loading VGA_C08A sequence.




Main Func = dGPU

SYW232 for 1.8V_AON_S0


20161214 N17



dGPU Power Discharge Circuit



VGA_CORE



1D8V_AON_S0

20161219 N17

20161219 N17

20161219 N17

20161219 N17

20161219 N17

20161219 N17

20161219 N17

20161219 N17

20161219 N17

20161219 N17

20161219 N17

20161219 N17

20161219 N17

20161219 N17

20161219 N17

20161219 N17

20161219 N17

20161219 N17

20161219 N17

20161219 N17

20161219 N17

20161219 N17

20161219 N17

20161219 N17

20161219 N17

20161219 N17

20161219 N17

20161219 N17

20161219 N17

20161219 N17

20161219 N17

20161219 N17

20161219 N17

20161219 N17

20161219 N17

20161219 N17

20161219 N17

20161219 N17

20161219 N17

20161219 N17

20161219 N17

20161219 N17

20161219 N17

20161219 N17

20161219 N17

20161219 N17


20161219 N17

20161219 N17

20161219 N17



20161219 N17

1D8V_AON_S0 to 1D8V_VGA_S0



SYW232 for 1V_VGA_S0


20170213 N17




1D35V_VGA_S0



SY8288RAC for 1D35V







RO15/17 UMA/DIS 2IN1		
<div>緯創資通Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
GPU (RSVD)		
Size	Document Number	Rev
A3	Rogue One 15"/17" WHL-U	A00
Date:	Tuesday, July 24, 2018	Sheet 87 of 106

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1


RO15/17 UMA/DIS 2IN1

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title UNUSED PARTS_(RSVD)			
Size A	Document Number Rogue One 15"/17" WHL-U		Rev A00
Date: Tuesday, July 24, 2018	Sheet	88	of 106






Main Func = UnusedParts



WLAN






EMI STOP









SSID = EMI



Mind the voltage rating of the caps.



SSID = RF



EMI reserve , 20141118



RO15/17 UMADIS 2N1

Wistron Corporation
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsuehshih,
Taippei Hsien 221, Taiwan, R.O.C.

Title			
UNUSED PARTS (RF/EMI Caps)			
Size	Document Number	Rev	
A2			
Rogue One 15"/17" WHL-U			
A00			
Date: Tuesday, July 24, 2018			
Sheet 88 of 106			

(Blanking)

RO15/17 UMA/DIS 2IN1


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
INT IO (RSVD)(NFC)			
Size	Document Number		Rev
A3	Rogue One 15"/17" WHL-U		A00
Date:	Tuesday, July 24, 2018		Sheet 90 of 106

Main Func = TPM

17,24,40,91 PM_SLP_S0# >>>
18,91 SPI_CS_ROM_N2 >>>
18,25,91 SPI_SO_ROM <<<
15,18,25,91 SPI_SI_ROM >>>
18,25,91 SPI_CLK_ROM >>>

20 PIRQ# >>>
17,26,61,63,66,76 PLTRST#_CPU >>>
17,24,40,91 PM_SLP_S0# >>>


18 TPM_SLP_IRQ# <<<




TPM IC	Mounted	Unmounted
NPC65x	R1	R2
NPC75x	R2	R1

modify from 3D3V_S5_PCH to 3D3V_S5
20160909 (DVT2)

modify 0.1u->4.7
20160627 (DVT1)




20160621 If not used, it is ok to left it unconnected



	NPCT650		NPCT750	
Pin define	Power Name	Power status	Power Name	Power status
Pin1	VSB	VALW	VSB	VALW
Pin8	VDD	VRUN	VHIO	VRUN (S0)
Pin14	VHIO	VSPI	NC	nc
Pin22	VHIO	VSPI	VHIO	VRUN (S0)

Reserve RTC Gen 9 reset circuit_20170809





RO15/17 UMA/DIS 2IN1

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Finger Print</i>			
Size	Document Number		Rev
A3	<i>Rogue One 15"/17" WHL-U</i>		<i>A00</i>
Date:	Tuesday, July 24, 2018		Sheet 92 of 106

(Blanking)

RO15/17 UMA/DIS 2IN1



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size	Document Number	Rev
A3	Rogue One 15"/17" WHL-U	A00

Date: Tuesday, July 24, 2018	Sheet 93 of 106
------------------------------	-----------------


(Blanking)

RO15/17 UMA/DIS 2IN1

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size	Document Number		Rev
A3	Rogue One 15"/17" WHL-U		A00
Date:	Tuesday, July 24, 2018		Sheet 94 of 106

(Blanking)

RO15/17 UMA/DIS 2IN1



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size	Document Number	Rev
A3	Rogue One 15"/17" WHL-U	A00

Date: Tuesday, July 24, 2018	Sheet 95 of 106
------------------------------	-----------------


(Blanking)

RO15/17 UMA/DIS 2IN1

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size	Document Number		Rev
A3	Rogue One 15"/17" WHL-U		A00
Date:	Tuesday, July 24, 2018		Sheet 96 of 106

(Blanking)

RO15/17 UMA/DIS 2IN1



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Rogue One 15"/17" WHL-U

Date: Tuesday, July 24, 2018


LVDS Switch

Rev
A00

Sheet 97 of 106

(Blanking)

RO15/17 UMA/DIS 2IN1



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3


Document Number
Rogue One 15"/17" WHL-U

Date: Tuesday, July 24, 2018

CRT Switch

Rev
A00


Sheet 98 of 106




RO15/17 UMADIS 28/1


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
File			
Debug (XDP debug)			
Size A2	Document Number Rogue One 15"/17" WHL-U		Rev A00
Date 1/25/2007, 10:57:24 AM	Sheet 1	of 2	106

CLK Block Diagram




[illegible]


 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
<i>Change History</i>	
Size A3	Document Number <i>Rogue One 15"/17" WHL-U</i>
Date: Tuesday, July 24, 2018	Sheet 101 of 106 Rev <i>A00</i>



PCH SMBus Block Diagram




KBC SMBus Block Diagram




RO15/17 UMADS 2M1


Thermal Block Diagram



Audio Block Diagram



RO15/17 UMA/DIS 2IN1



RO15/17 UMA/DIS 2IN1



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

SIP connector

Size A	Document Number <i>Rogue One 15"/17" WHL-U</i>	Rev <i>A00</i>
Date: Tuesday, July 24, 2018	Sheet 106 of	106